

Compal Confidential


Model Name : BA41_HS
Compal Project Name : P4VC0
File Name : LA-7361P

Compal Confidential

BA41_HS(P4VC0) M/B Schematics Document
Intel Sandy Bridge Processor(ULV) with ~~DDR3~~ + Cougar Point PCH
Nvidia N12P GV

2011-05-27
REV:1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/10/05	Deciphered Date	2011/10/5	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number		Rev
				Custom		D
				4019CN		
Date: Wednesday, October 31, 2012				Sheet	1	of 65



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VSDGPU	+1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS_VCCP	+1.05VS_PCH to +1.05VS_VCCP for CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VCCPP to +1.05VS_PCH switched power rail for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+1.8VSDGPU	+1.8VS to +1.8VSDGPU switched power rail for GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short resister)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resister)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

EC SM Bus2 address

PCH SM Bus address

Device	Address
Clock Generator (9LVS3199AKLFT, RTM890N-631-VB-GRT)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

3G & mSATA & BT & USB30 & USB20 Config

N12P-GS: GS@ OPTMIUS SKU: OPT@
N12P-GV: GV@ Non-OPTMIUS SKU: NOPT@
USB30 SKU: USB30@ 3G SKU: 3G@ & 3GPWR@
USB20 SKU: USB20@ mSATA SKU: mSATA@ & 3GPWR@
Combo Card SKU: COMBO@

BOM Config

UMA Only: CPU1@/3G@/3GPWR@/USB30@/UMA@/UMAO@/NOPT@
OPTIMUS (N12P-GV): CPU1@/3G@/3GPWR@/USB30@/UMA@/DIS@/SG@/OPT@/GV@
DIS Only (N12P-GV): CPU1@/3G@/3GPWR@/USB30@/DIS@/DIS@/NOPT@/GV@

VRAM P/N :

64*16
 Samsung : SA00004GS10
 Hynix : SA000041S40

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

EVT (R0.1)
 Pre-DVT(R0.2)
 DVT
 PVT-1(R0.4)
 PVT-2(R0.5)
 Pre-MP

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	1.0
5	
6	
7	


BTO Option Table

BTO Item	BOM Structure
UMA Only	UMAO@
UMA with OPTIMUS	UMA@
Dis with OPTIMUS	DIS@
DIS Only	DISO@
OPTIMUS MUX	SW@
OPTIMUS	OPT@
Non-OPTIMUS	NOPT@
3G	3G@
3G PWR side	3G PWR@
mSATA	mSATA@
USB2.0	USB20@
USB3.0	USB30@
VRAM	X76@
Connector	CONN@
Unpop	@
N12P-GS	GS@
N12P-GV	GV@
Combo card	COMBO@

USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB/B (Right Side)
		1	USB/B (Right Side)
	UHCI1	2	USB3.0 colay USB2.0 Conn
		3	
	UHCI2	4	E-SATA
		5	
	UHCI3	6	
		7	
EHCI2	UHCI4	8	Mini Card 1(WLAN)
		9	3G/B(WWAN)
	UHCI5	10	Camera
		11	Finger Print
	UHCI6	12	3G/B(SIM Card)
		13	BlueTooth

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/10/05	Deciphered Date	2011/10/5	Title	SCHEMATIC, M/B A7361
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CN
				Date:	Wednesday, October 31, 2012
				Sheet	3 of 65









PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

PEG Static Lane Reversal - CFG2 is for the 16x

CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	* 0: Lane Reversed





Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)






Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2010/10/05		Deciphered Date		2011/10/5		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC, M/B A7361	
								Customer	
								4019CN	
Date:								Wednesday, October 31, 2012	
Sheet								6 of 65	


CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1:(Default) Normal Operation; Lane # definition matches socket pin map *0:Lane Reversed




Display Port Presence Strap	
CFG4	* 1 : (Default) Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	*11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled






PEG DEFER TRAINING	
CFG7	*1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training





VID[0]	VID[1]	2011	2012
0	0	0.9V	Yes
0	1	0.8V	Yes
1	0	0.75V	No
1	1	0.65V	No






Layout Note:
Place near JDIMM1

Layout Note:
Place near JDIMM1.203,204



































All VREF traces should
have 10 mil trace width

<Address(SA1,SA0): 00>
DIMM_1 Reserve H:4mm


Security Classification	Compal Secret Data		Title	
Issued Date	2010/10/05	Deciphered Date	2011/10/15	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Rev
			Custom	D
			Document Number	4019CN
			Date	Wednesday, October 31, 2012
			Sheet	11 of 66




Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2010/10/05	Deciphered Date	2011/0/5	Title	SCHEMATIC, M/B A7361			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size	Document Number	Rev D		
					Sheet			4019CN	
					Date:			Wednesday, October 31, 2012	



WWW.AIT7361.RU










Boot BIOS Strap		
Boot BIOS	GPIO51	GPIO19
LPC	0	0
Reserved	0	1
-	1	0
* SPI	1	1




	GPI067
DGPIU_PSRNT#	
DIS, OPTIMUS	0
UMA	1


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/05	Deciphered Date	2011/10/5	Title	SCHEMATIC, M/B A7361
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Rev	1	Document Number	4019CN	Rev D	
Date	Wednesday, October 31, 2012	Sheet	14	of	65








HDA_SYNC PH(PLL =+1.5VS)
GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up
* H: On-Die voltage regulator enable
L: On-Die PLL Voltage Regulator disable






Deep S4,S5 wake event signal
RTC alarm,Power BTN,GPIO27
PCH_GPIO27 (Have internal Pull-High)
Deep S4,S5 wake event signal
No use PD to GND Check list1.0 P.70




GPIO38
OPTIMUS_EN#




	GPIO38 OPTIMUS_EN#
* OPTIMUS	0
Non-OPTIMUS	1



GPIO24 Unmultiplexed
NOTE: GPIO24 configuration register bits are not cleared by CP9h reset event.
CRB1.0 PH10K to +3VALW



GPIO
CPU/MISC
NCTF



Project ID	GPIO69	GPIO70
* P4VC0	0	0
x	0	1
x	1	0
x	1	1

	GPIO71 PCH_GPIO71
*VRAM 800 MHz	0
VRAM 900 MHz	1

U33H		
H5	VSS[0]	
AA17	VSS[1]	
AA2	VSS[2]	
AA3	VSS[3]	
AA33	VSS[4]	
AA34	VSS[5]	
AB11	VSS[6]	
AB14	VSS[7]	
AB39	VSS[8]	
AB4	VSS[9]	
AB43	VSS[10]	
AB5	VSS[11]	
AB7	VSS[12]	
AC19	VSS[13]	
AC2	VSS[14]	
AC21	VSS[15]	
AC24	VSS[16]	
AC33	VSS[17]	
AC34	VSS[18]	
AC48	VSS[19]	
AD10	VSS[20]	
AD11	VSS[21]	
AD12	VSS[22]	
AD13	VSS[23]	
AD19	VSS[24]	
AD24	VSS[25]	
AD26	VSS[26]	
AD27	VSS[27]	
AD33	VSS[28]	
AD34	VSS[29]	
AD36	VSS[30]	
AD37	VSS[31]	
AD38	VSS[32]	
AD39	VSS[33]	
AD4	VSS[34]	
AD40	VSS[35]	
AD42	VSS[36]	
AD43	VSS[37]	
AD45	VSS[38]	
AD46	VSS[39]	
AD8	VSS[40]	
AE2	VSS[41]	
AE3	VSS[42]	
AF10	VSS[43]	
AF12	VSS[44]	
AD14	VSS[45]	
AD16	VSS[46]	
AF16	VSS[47]	
AF19	VSS[48]	
AF24	VSS[49]	
AF26	VSS[50]	
AF27	VSS[51]	
AF29	VSS[52]	
AF31	VSS[53]	
AF38	VSS[54]	
AF4	VSS[55]	
AF42	VSS[56]	
AF46	VSS[57]	
AF5	VSS[58]	
AF7	VSS[59]	
AF8	VSS[60]	
AG19	VSS[61]	
AG2	VSS[62]	
AG31	VSS[63]	
AG48	VSS[64]	
AH11	VSS[65]	
AH3	VSS[66]	
AH36	VSS[67]	
AH39	VSS[68]	
AH40	VSS[69]	
AH42	VSS[70]	
AH46	VSS[71]	
AH7	VSS[72]	
AJ19	VSS[73]	
AJ21	VSS[74]	
AJ24	VSS[75]	
AJ33	VSS[76]	
AJ34	VSS[77]	
AK12	VSS[78]	
AK3	VSS[79]	


COUGARPOINT_FCBGA989-D

U33I		
AY4	VSS[159]	
AY42	VSS[160]	
AY46	VSS[161]	
AY8	VSS[162]	
B11	VSS[163]	
B15	VSS[164]	
B19	VSS[165]	
B23	VSS[166]	
B27	VSS[167]	
B31	VSS[168]	
B35	VSS[169]	
B39	VSS[170]	
B7	VSS[171]	
F45	VSS[172]	
BB12	VSS[173]	
BB16	VSS[174]	
BB20	VSS[175]	
BB22	VSS[176]	
BB24	VSS[177]	
BB28	VSS[178]	
BB30	VSS[179]	
BB38	VSS[180]	
BB4	VSS[181]	
BB46	VSS[182]	
BC14	VSS[183]	
BC18	VSS[184]	
BC2	VSS[185]	
BC22	VSS[186]	
BC30	VSS[187]	
BC32	VSS[188]	
BC34	VSS[189]	
BC36	VSS[190]	
AM7	VSS[191]	
BC42	VSS[192]	
BC48	VSS[193]	
BD46	VSS[194]	
BD5	VSS[195]	
BE22	VSS[196]	
BE26	VSS[197]	
BE40	VSS[198]	
BE10	VSS[199]	
BF12	VSS[200]	
BF16	VSS[201]	
BF20	VSS[202]	
BF22	VSS[203]	
BF46	VSS[204]	
BF26	VSS[205]	
BF28	VSS[206]	
BD3	VSS[207]	
BF30	VSS[208]	
BF32	VSS[209]	
BF34	VSS[210]	
BF36	VSS[211]	
BF37	VSS[212]	
BF38	VSS[213]	
BF39	VSS[214]	
BF44	VSS[215]	
BC8	VSS[216]	
BH11	VSS[217]	
BH15	VSS[218]	
BH17	VSS[219]	
BH19	VSS[220]	
H10	VSS[221]	
BH27	VSS[222]	
BH31	VSS[223]	
BH33	VSS[224]	
BH35	VSS[225]	
BH39	VSS[226]	
BH43	VSS[227]	
BH7	VSS[228]	
AV43	VSS[229]	
D12	VSS[230]	
D16	VSS[231]	
D18	VSS[232]	
D22	VSS[233]	
D24	VSS[234]	
D26	VSS[235]	
D30	VSS[236]	
D32	VSS[237]	
D34	VSS[238]	
D38	VSS[239]	
D42	VSS[240]	
D8	VSS[241]	
E18	VSS[242]	
E26	VSS[243]	
G18	VSS[244]	
G20	VSS[245]	
G26	VSS[246]	
G28	VSS[247]	
G36	VSS[248]	
G48	VSS[249]	
H12	VSS[250]	
H18	VSS[251]	
H22	VSS[252]	
H24	VSS[253]	
H26	VSS[254]	
H30	VSS[255]	
H32	VSS[256]	
H34	VSS[257]	
F3	VSS[258]	


COUGARPOINT_FCBGA989-D

H46	VSS[259]	
K18	VSS[260]	
K26	VSS[261]	
K30	VSS[262]	
K46	VSS[263]	
K7	VSS[264]	
L18	VSS[265]	
L2	VSS[266]	
L20	VSS[267]	
L26	VSS[268]	
L28	VSS[269]	
L36	VSS[270]	
L48	VSS[271]	
M12	VSS[272]	
P16	VSS[273]	
M18	VSS[274]	
M22	VSS[275]	
M24	VSS[276]	
M30	VSS[277]	
M32	VSS[278]	
M34	VSS[279]	
M38	VSS[280]	
M4	VSS[281]	
M42	VSS[282]	
M46	VSS[283]	
M8	VSS[284]	
N18	VSS[285]	
P30	VSS[286]	
N47	VSS[287]	
P11	VSS[288]	
P18	VSS[289]	
T33	VSS[290]	
P40	VSS[291]	
P43	VSS[292]	
P47	VSS[293]	
P7	VSS[294]	
R2	VSS[295]	
R48	VSS[296]	
T12	VSS[297]	
T31	VSS[298]	
T37	VSS[299]	
T4	VSS[300]	
W34	VSS[301]	
T46	VSS[302]	
T47	VSS[303]	
T8	VSS[304]	
V11	VSS[305]	
V17	VSS[306]	
V26	VSS[307]	
V27	VSS[308]	
V29	VSS[309]	
V31	VSS[310]	
V36	VSS[311]	
V39	VSS[312]	
V48	VSS[313]	
V49	VSS[314]	
W17	VSS[315]	
W19	VSS[316]	
W2	VSS[317]	
W27	VSS[318]	
W48	VSS[319]	
Y12	VSS[320]	
Y38	VSS[321]	
Y4	VSS[322]	
Y42	VSS[323]	
Y46	VSS[324]	
Y8	VSS[325]	
BG29	VSS[326]	
N24	VSS[327]	
AJ3	VSS[328]	
AD47	VSS[329]	
B43	VSS[330]	
BE10	VSS[331]	
BG41	VSS[332]	
G14	VSS[333]	
H16	VSS[334]	
T36	VSS[335]	
BG22	VSS[336]	
BG24	VSS[337]	
C22	VSS[338]	
AP13	VSS[339]	
M14	VSS[340]	
AP3	VSS[341]	
AP1	VSS[342]	
BE16	VSS[343]	
BC16	VSS[344]	
BG28	VSS[345]	
RJ28	VSS[346]	

Security Classification		Compal Secret Data		Title	
Issued Date	2010/10/05	Deciphered Date	2011/10/5	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019CN	D
				Date: Wednesday, October 31, 2012	Sheet 21 of 65






VRAM Interface



N12P-GV1-A1_BGA973 DIS@

DIS@



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/05	Deciphered Date	2011/10/5	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev D	
4019CN		4019CN		SCHEMATIC, M/B A7361	
Date: Wednesday, October 31, 2012		Sheet 23 of 65			


For GB2-128 & GB2b-128 colayout....


For N12P-GS strap table (strap 3 and strap4 left NC)

Freq.	N12P-GS	strap0	strap1	strap2	ROM_SI	ROM_SO	ROM_SCLK
900 MHz	64MX16 Hynix SA000041S40	H 45K	L 35K	L 25K	L 15K	L 10K	H 15K
900 MHz	64MX16 Samsung SA00004GS10	H 45K	L 35K	L 25K	L 20K	L 10K	H 15K

Default For N12P-GV strap table


Freq.	N12P-GS	strap0	strap1	strap2	ROM_SI	ROM_SO	ROM_SCLK	strap3	strap4
900 MHz	64MX16 Hynix SA000041S40	H 45K	L 35K	L 5K	L 15K	H 10K	H 5K	L 15K	L 20K
900 MHz	64MX16 Samsung SA00004GS10	H 45K	L 35K	L 5K	L 20K	H 10K	H 5K	L 15K	L 20K
900 MHz	128MX16 Hynix SA00003YO20	H 45K	L 35K	L 5K	L 35K	H 10K	H 5K	L 15K	L 20K
900 MHz	128MX16 Samsung SA000047Q20	H 45K	L 35K	L 5K	L 45K	H 10K	H 5K	L 15K	L 20K





N12P-GV1-A1_BGA973

DIS@




N12P-GV1-A1_BGA973

DIS@

Security Classification		Compal Secret Data		Title	
Issued Date	2010/10/05	Deciphered Date	2011/10/5	Document Number	SCHEMATIC, M/B A7361
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Wednesday, October 31, 2012
				Sheet	26 of 65

VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB



Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH




Command Bit	Default Pull-down
ODTx	10k
CKEx	10k
RST	10k
CAS*	No Termination

Samsung : SA00004GS10 (S IC D3 64M16 K4W1G1646G-BC11 FBGA ABO!)

Hynix : SA000041S40 (S IC D3 64MX16 H5TQ1G63DFR-11C FBGA ABO!)

Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2010/10/05	Deciphered Date
2011/10/5		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title SCHEMATIC, M/B A7361 Document Number 4019CN Date Wednesday, October 31, 2012 Sheet 27 of 65

64Mx16 DDR3 *8==>1GB










Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		

VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB

(23.30) DQSC[7..0] DQSC[7..0]
(23.30) DQSC# [7..0] DQSC# [7..0]
(23.30) DQMC[7..0] DQMC[7..0]
(23.30) MDC[63..0] MDC[63..0]
(23.30) CMD[30..0] CMD[30..0]











Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		

	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CAS*	No Termination

VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB




Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		

LOW HIGH

GPIO 52	DGPU_SELECT#
Switchable,DIS XP default	0
Switchable,UMA WIN7 default	1

Switchable LVDS



UMA Only


TXOUT0+	0.0402 5% 2	UMA0@1	R471	PCH TXOUT0+
TXOUT0-	0.0402 5% 2	UMA0@1	R473	PCH TXOUT0-
TXOUT1+	0.0402 5% 2	UMA0@1	R441	PCH TXOUT1+
TXOUT1-	0.0402 5% 2	UMA0@1	R452	PCH TXOUT1-
TXOUT2+	0.0402 5% 2	UMA0@1	R434	PCH TXOUT2+
TXOUT2-	0.0402 5% 2	UMA0@1	R439	PCH TXOUT2-
TXCLK+	0.0402 5% 2	UMA0@1	R432	PCH TXCLK+
TXCLK-	0.0402 5% 2	UMA0@1	R430	PCH TXCLK-
I2CC_SCL	0.0402 5% 2	UMA0@1	R504	PCH LCD_CLK
I2CC_SDA	0.0402 5% 2	UMA0@1	R499	PCH LCD_DATA
ENBKL	0.0402 5% 2	UMA0@1	R532	IGPU_BKLT_EN
INVT PWM	0.0402 5% 2	UMA0@1	R582	DPST_PWM

Discrete ONLY

TXOUT0+	0.0402 5% 2	DIS0@1	R470	VGA TXOUT0+
TXOUT0-	0.0402 5% 2	DIS0@1	R472	VGA TXOUT0-
TXOUT1+	0.0402 5% 2	DIS0@1	R440	VGA TXOUT1+
TXOUT1-	0.0402 5% 2	DIS0@1	R451	VGA TXOUT1-
TXOUT2+	0.0402 5% 2	DIS0@1	R433	VGA TXOUT2+
TXOUT2-	0.0402 5% 2	DIS0@1	R438	VGA TXOUT2-
TXCLK+	0.0402 5% 2	DIS0@1	R431	VGA TXCLK+
TXCLK-	0.0402 5% 2	DIS0@1	R429	VGA TXCLK-
I2CC_SCL	0.0402 5% 2	DIS0@1	R503	VGA LCD_CLK
I2CC_SDA	0.0402 5% 2	DIS0@1	R498	VGA LCD_DATA
ENBKL	0.0402 5% 2	DIS0@1	R536	VGA_BKLT_EN
INVT PWM	0.0402 5% 2	DIS0@1	R609	VGA_PNL_PWM


WWW.AITECH1.RU

Switchable I2C




GPIO 01	DGPU_EDIDSEL#
Switchable,DIS XP default	0
Switchable,UMA WIN7 default	1

Switchable BKL_EN




Switchable PWM




GPIO 53	DGPU_PWMSEL#
Switchable,DIS XP default	0
Switchable,UMA WIN7 default	1

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/10/05	Deciphered Date	2011/10/5	Title	SCHEMATIC, M/B A7361	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CN	Rev D
				Date:	Wednesday, October 31, 2012	Sheet 31 of 65


Switchable LCDVDD_EN




LCD POWER CIRCUIT




UMA Only




Discrete ONLY







WWW.AITECH1.RU




LCD/LED PANEL Conn.



Switchable




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/10/05				Title			
Deciphered Date				2011/10/5				Schematic, M/B A7361			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer				Document Number			
								4019CN			
								Date: Wednesday, October 31, 2012			
								Sheet 32 of 65			



WWW.AITECH1.RU


Switchable



	DGPU_SELECT#
Switchable,DIS XP default	0
Switchable,UMA WIN7 default	1

SEL=LOW, B1
SEL=High, B2

U53 SG@




pull-up 2.2K on PCH side
pull-up 2.2K on GPU side

UMA Only


(16) PCH_CRT_R	R420 2	UMA@ 1	0.0402_5%	CRT_R
(16) PCH_CRT_G	R424 2	UMA@ 1	0.0402_5%	CRT_G
(16) PCH_CRT_B	R422 2	UMA@ 1	0.0402_5%	CRT_B
(16) PCH_CRT_HSYNC	R428 2	UMA@ 1	0.0402_5%	CRT_HSYNC
(16) PCH_CRT_VSYNC	R426 2	UMA@ 1	0.0402_5%	CRT_VSYNC
(16) PCH_CRT_CLK	R506 2	UMA@ 1	0.0402_5%	CRT_DDC_CLK
(16) PCH_CRT_DATA	R501 2	UMA@ 1	0.0402_5%	CRT_DDC_DATA

Discrete only

(22) VGA_CRT_R	R419 2	DISO@ 1	0.0402_5%	CRT_R
(22) VGA_CRT_G	R423 2	DISO@ 1	0.0402_5%	CRT_G
(22) VGA_CRT_B	R421 2	DISO@ 1	0.0402_5%	CRT_B
(22) VGA_CRT_HSYNC	R427 2	DISO@ 1	0.0402_5%	CRT_HSYNC
(22) VGA_CRT_VSYNC	R425 2	DISO@ 1	0.0402_5%	CRT_VSYNC
(22) VGA_DDC_CLK	R505 2	DISO@ 1	0.0402_5%	CRT_DDC_CLK
(22) VGA_DDC_DATA	R500 2	DISO@ 1	0.0402_5%	CRT_DDC_DATA




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/10/05	Deciphered Date	2011/10/05	SCHEMATIC, M/B A7361	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 4019CN	Rev D
Date: Wednesday, October 31, 2012				Sheet 33	of 65



UMA HPD

HDMI passive level shift	20K ohm
HDMI with level shift	100K ohm



UMA only

(16) PCH_DPB_N0	C280	UMA0@2	1	0.1U_0402_10V7K	HDMI TX2-
(16) PCH_DPB_P0	C281	UMA0@2	1	0.1U_0402_10V7K	HDMI TX2+
(16) PCH_DPB_N1	C283	UMA0@2	1	0.1U_0402_10V7K	HDMI TX1-
(16) PCH_DPB_P1	C282	UMA0@2	1	0.1U_0402_10V7K	HDMI TX1+
(16) PCH_DPB_N2	C287	UMA0@2	1	0.1U_0402_10V7K	HDMI TX0-
(16) PCH_DPB_P2	C286	UMA0@2	1	0.1U_0402_10V7K	HDMI TX0+
(16) PCH_DPB_N3	C285	UMA0@2	1	0.1U_0402_10V7K	HDMI CLK-
(16) PCH_DPB_P3	C284	UMA0@2	1	0.1U_0402_10V7K	HDMI CLK+


DIS only / Switchable

(24) VGA_HDMI_TXD2-	C234	DIS@2	1	0.1U_0402_10V7K	HDMI TX2-
(24) VGA_HDMI_TXD2+	C235	DIS@2	1	0.1U_0402_10V7K	HDMI TX2+
(24) VGA_HDMI_TXD1-	C237	DIS@2	1	0.1U_0402_10V7K	HDMI TX1-
(24) VGA_HDMI_TXD1+	C236	DIS@2	1	0.1U_0402_10V7K	HDMI TX1+
(24) VGA_HDMI_TXD0-	C241	DIS@2	1	0.1U_0402_10V7K	HDMI TX0-
(24) VGA_HDMI_TXD0+	C240	DIS@2	1	0.1U_0402_10V7K	HDMI TX0+
(24) VGA_HDMI_TXC-	C239	DIS@2	1	0.1U_0402_10V7K	HDMI CLK-
(24) VGA_HDMI_TXC+	C238	DIS@2	1	0.1U_0402_10V7K	HDMI CLK+


NVIDIA Recommend 10/08
OPT1.1

R.03 change HF free part


(22) VGA_HDMI_DET




SM070001310 400ma 90ohm@100mhz DCR 0.3




R03 modify




INTEL use 680 Ohm for terminationn
in DG 1.5





HDMI connector






NV use 499 Ohm for terminationn




SATA HDD1 Conn.







eSATA and USB Conn.



eSATA Conn.






USB (Port 1)
A+ = RXP
A- = RXN
B- = TXN
B+ = TXP



PA · PB Internal pull down				
Channel A	Channel B	EN	PA	PB
Standby	Standby	0	X	X
Standard SATA	Standard SATA	1	0	0
Preemphasis	Standard SATA	1	1	0
Standard SATA	Preemphasis	1	0	1
Preemphasis	Preemphasis	1	1	1


STATUS	EN	CAD#
Low-Power Standby	0	0
Low-Power Standby	0	1
Active	1	0
Low-Power Standby	1	1






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/05	Deciphered Date	2011/10/5	Title	SCHEMATIC, M/B A7361
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CN
				Date	Wednesday, October 31, 2012
				Sheet	37 of 65


For Wireless LAN



Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)




WWW.AITECH1.RU




WLAN&BT Combo module circuits

	BT on module Enable	BT on module Disable
BT_CTRL	H	L
BT_ON#	L	H



+1.5V to +1.05V Transfer



$V_{out} = 0.8(1 + 10K/32.4K)$
 $1.042 \sim 1.0469 \sim 1.0519V$
 Spec: $0.9975 \sim 1.05 \sim 1.1025$




Vout=0.8(1+10K/32.4K)
1.042 ~ 1.0469 ~ 1.0519V
Spec: 0.9975 ~ 1.05 ~ 1.1025

+3VALW to +3V Transfer

The diagram illustrates the connection for the +3VALW to +3V Transfer. A 3.3V regulator (U19) is connected to the +3VALW pin (pin 3) and GND (pin 2). The output of the regulator (pin 5, VOUT) is connected to the +3V_USB3.0 pin. The regulator is labeled U19 and RT9701-PB_SOT23-5.

[illegible][illegible]

7K for customer request, can use other kind of capacitor, like Y5V.








As short as possible






Pin compare table for support USB remote wakeup or not

	AUXDET(Pin J2)	CSEL(Pin P6)	CLK
Support USB remote wakeup	pull high 10k to VDD33	Tied to GND	Must use 24MHz crystal: mount Y1,R19,C40,C41
Not support USB remote wakeup	Tied to GND	pull high to VDD33	Can use either 48MHz or 24MHz When use 48MHz clock: mount R22,R25


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/10/05	Deciphered Date	2011/10/5	Title	<i>SCHEMATIC, M/B A7361</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROYAL CANADIAN MOUNTED POLICE (RCMP) OR THE CANADIAN COAST GUARD (CCG) TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 4019CN	Rev D	
				Date:	Wednesday, October 31, 2012	Sheet 40 of 65



RTS5209-GR




Change To new CNN




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/05	Deciphered Date	2011/10/5	Title	SCHEMATIC, M/B A7361
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CN
				Date	Wednesday, October 31, 2012
				Sheet	42 of 65


TP Conn.








FP Conn.




Function BTN/B Conn.




EC Request







R02. Change




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/05	Deciphered Date	2011/10/5	Title	SCHMATIC, M/B A7361
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CN
				Date	Wednesday, October 31, 2012
				Sheet	43 of 65










HD Audio Codec




WWW.AITECH11.RU




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/05	Deciphered Date	2011/10/5	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B A7361
Document Number				4019CN
Date				Wednesday, October 31, 2012
Sheet				46 of 65


Int. Speaker Conn.



Headphone Out




MIC JACK





WWW.AITECH1.RU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/05	Deciphered Date	2011/10/5	Title	SCHEMATIC, M/B A7361
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CN
				Date	Wednesday, October 31, 2012
				Sheet	47 of 65

FAN1 Conn (CPU)




FAN2 Conn (VGA)




VGA FAN Stand-Off

CPU FAN Stand-Off

TPM




LID Switch





Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2010/10/05		Deciphered Date		2011/10/5		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC, M/B A7361					
								Document Number		4019CN		Rev D	
								Date:		Wednesday, October 31, 2012		Sheet 48 of 65	

+5VALW TO +5VS

change to SB548000210
01/03






+1.5V to +1.5VS





+3VALW TO +3VALW_PCH(PCH AUX Power)

+3VALW TO +3VS

change to SB548000210
01/03





+5VALW TO +5VALW_PCH(PCH AUX Power)





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/10/05				Title			
				Deciphered Date				SCHEMATIC, M/B A7361			
				2011/10/5				Document Number			
								4019CN			
								Date			
								Wednesday, October 31, 2012			
								Sheet 49 of 65			




+1.8VS to +1.8VSDGPU for GPU




+3VS to +3VSDGPU for GPU



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/10/05	Deciphered Date	2011/10/5	Title	SCHEMATIC, M/B A7361	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	Document Number	Rev D
				Date:	4019CN	
				Wednesday, October 31, 2012	Sheet 50 of 65	





WWW.AITECH1.RU



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B A7361	
Size	Custom	Document Number	4019CN	Rev	D
Date:	Wednesday, October 31, 2012	Sheet	51	of	65

for reverse input protection






TONSEL=VREF (1) SMPS1=300KHZ (+5VALWP)
(2) SMPS2=375KHZ (+3VALWP)

+3.3VALWP
Ipeak=7A ; 1.2Ipeak=8.4A; Imax=4.9A
f=375KHz, L=4.7UH
Rdson=13~16m ohm
 $1/2\Delta I = 1/2 \cdot (19-3) \cdot (3/19) / (375KHz \cdot 4.7UH) = 0.716A$
Vlimit=10*10^-6*150Kohm/10=0.15V
Ilimit=0.15/(16m*1.2)~0.15/(13m)=7.82A~11.53A
Iocp=8.536A~12.24A (8.536A>8.4A -> ok)


+5VALWP
Ipeak=7A ; 1.2Ipeak=8.4A; Imax=4.9A
f=300KHz, L=4.7UH, Rentrip=154k ohm
Rdson=15~18m ohm
 $1/2\Delta I = 1/2 \cdot (19-5) \cdot (5/19) / (300KHz \cdot 4.7UH) = 1.306A$
Vlimit=10*10^-6*154Kohm/10=0.15V
Ilimit=0.15/(18m*1.2)~0.15/(15m)=7.13~10.26A
Iocp=8.44~11.57A (8.44>8.4 -> OK)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title	SCHEMATIC, M/B A7361
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	4019CN
				Date	Wednesday, October 31, 2012
				Sheet	53 of 65
				Rev	D



For 65W adapter==>action 70W , Recovery 54W
For 90W adapter==>action 97W , Recovery 75W

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	SCHEMATIC, M/B A7361
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	4019CN
				Date	Wednesday, October 31, 2012
				Sheet	54 of 65
				Rev	D





<Vo=1.5V> VFB=0.75V
 $V=0.75 \cdot (1+10K/10K)=1.5V$
 $F_{sw}=298KHz$
 $C_{out} ESR=15m \text{ ohm}$ $R_{dson(max)}=5.6 \text{ mohm}$ $R_{dson(typ)}=4.5 \text{ mohm}$
 $I_{peak}=19.53A$, $I_{max}=23.44A$, $I_{ocp}=13.67A$
 $\Delta I=((19-1.5) \cdot (1.5/19)) / (L \cdot F_{sw})=4.63A$
 $\Rightarrow 1/2 \Delta I I=2.315A$
 choose $R_{cs}=15K$
 $I_{ocpmax}=((15K \cdot 11uA) / 0.0045) + 2.315A=35.65A$
 $I_{ocpmin}=((15K \cdot 9uA) / (0.0056 \cdot 1.3)) + 2.315A=23.06A$
 $I_{ocp}=23.06A-35.65A$

WWW.AITECH1.RU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title	SCHEMATIC, M/B A7361
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CN
				Date:	Wednesday, October 31, 2012
				Sheet	55 of 65
				Rev	D


1.8VSP
I_{peak}=3.35A ; 1.2I_{peak}=4.02 ; I_{max}=2.345A
V_{out}=0.6*(1+(20K/10K))=1.8V




VID[0]	VID[1]	VCCSA Vout	Require on 2011/ 2012 Required
0	0	0.9 V	Yes/Yes
0	1	0.8 V	Yes/Yes
1	1	0.75V	No/Yes
1	1	0.65V	No/Yes

Note: Use VCCSA_SEL to switch High & Low Level for VID[1] (ie. VCCSA_SEL) due to the VID[0] is don't care for this setting.

Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2010/07/13		Deciphered Date		2011/07/13		Title	
								SCHEMATIC, M/B A7361	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number		Rev D
							4019CN		
Date:						Wednesday, October 31, 2012		Sheet	56 of 65



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/01/25	Deciphered Date	2009/04/28	Title	SCHEMATIC, M/B A7361	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev D
					4019CN	
				Date:	Wednesday, October 31, 2012	Sheet 58 of 65





Version change list (P.I.R. List)

Page 1 of 1
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Change PL16 from SH00000AQ00(有鹵) to SH00000MZ00(無鹵)	for PUR request	0.1	---	Change PL16 from SH00000AQ00 to SH00000MZ00	2010/12/29	
2	Change component from PR52 to JUMP20	Reservation two state and cost down for panel driver system	0.1	---	Change component from PR52 to JUMP20	2010/12/29	
3	ISN test fail	ISN solution			Change PL16 to 1uH PL2 to 10UH	2011/02/08	
4	Costdown				PU3 circuit merged with PU4 circuit	2011/02/08	
5	Add PR74=1 ohm	EMI solution			Add PR74=1 ohm	2011/02/08	
6	Add PD10	To restrain Battery surge current		---	Add PD10	2011/02/08	
7	change Shuriken LED driver circuit	for lower cost design		---	change PU12 Shuriken LED driver circuit	2011/02/16	
8	change GFX OCP	for auto restart issue		---	Change PR151 from 619 to 953	2011/05/13	PVT2
9	change GFX Loadline	for auto restart issue		---	Change PR140 from 1.69K to 2.55K	2011/05/13	PVT2
10	PR184 to be removed, because of 1-phase	for auto restart issue		---	Delete PR184	2011/05/13	PVT2
11	Change PC95 from 4.7uF to 0.1uF	for instantView boot time		---	Change PC95 from 4.7uF to 0.1uF	2011/05/13	PVT2
12	Change PQ23,PQ31 from AO4406AL to MDS2659URH	CPU damage issue			Change PQ23,PQ31 from AO4406AL to MDS2659URH	2011/05/13	PVT2
13							
14							
15							

Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	SCHEMATIC, M/B A7361
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev D
Date: Wednesday, October 31, 2012				Sheet 61 of 65



Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P.45	Keyboard connector	2011.02.18	ME	For KB's assembly issue, Reverse connector to 180°	Reverse JKB1 to 180°	R0.2
2	P.35	ESATA re-driver IC	:	HW	RX's signal is incorrect.	Modify circuit, change INPUT side to OUTPUT side.	:
3	P.35	Interference	:	ME	Capacitor C989 has risk to short thermal module.	Re-placement C989	:
4	P.39	Interference	:	ME	JMINI2's upside component interfere C cover.	Re-placement JMINI2's upside component	:
5	P.34	Interference	:	ME	Q13,Q14 interfere C cover	Re-placement Q13, Q14	:
6	P.48	CPU & VGA FAN connector	:	HW	Pin definition need follow module design rule.	swap JFAN1's & JFAN2's pin.	:
7	P.48	USB3.0 charger LED	:	HW	Follow Customer's requirment.	Delete LED4 , cancel USB chargeing button design	:
8	P.48	LED indicator	:	HW	LED's pin is reverse.	Change LED1,LED2 to general part.	:
9	P.47	HP Jack, MIC Jack	:	ME	Base on ID, HP & MIC jack are reverse.	Follow ID design, swap JHP1, JMIC2 jack.	:
10	P.13	Audio HDA signal	:	HW	HDA's SYNC need impvce component side signal quality.	Meet Intel design guide, change isolate MOSFET (Q36) voltage to +5VS	:
11	P.20	Component interference	:	HW	Capacitor's highness over ME's SPEC (>1.5mm)	Change C278, C279 to 1.4mm	:
12	P.37	LCM cable assembly	:	DFX	LCM cable assembly issue	For LCM cable assembly, move C618/C619/C620 to BOT side	:
13	P.37	Lan signal quality	:	HW	(IEEE) Giga LAN's CM voltage over SPEC (>50mV)	left GND via (driver IC) to reduce noise.	:
14	P.37	ID issue	:	ME	old RJ45 can't meet customer ID requirement	Change a new RJ45 connector	:
15		RF reserves solution	:	RF	RF needs reserve soluiton	Add C1130, C1131, C1132, C1133, C1134, C1135 and C1136 PAD.	:
16	P.49	PCH power rail	:	HW	DC mode power consumption is over. (Support USB chargeing)	co-lay MOS at PCH's +5VALW_PCH / +3VALW_PCH, controlled by EC.	:
17	P.14	PCIE port colay	:	SW	SW need support turn off LAN function by BIOS menu	co-lay Port1 & Port6 for on board LAN	:
18	P.46	Audio PC BEEP	:	HW	PC BEEP circuit is not latest module design	Follow module design & cost down	:
19	P.46	MIC MUTE function	:	Customer	Base on customer requirment add MIC mute function	Change Audio Codec pin 29 as GPIO, connect to EC	:
20	P.14	ASF function	:	HW	ASF function isn't workable	Co-lay PCH's SMBUS channel for ASF2.0	:
21	P.36	LAN Power rail	:	HW	LAN's power need turn off at DC mode	co-lay MOS at PCH's +3V_LAN, controlled by EC.	:
22	P.40	USB3.0 Power leakage	:	HW	USB3.0 power leakage issue	Add MOS(Q45,Q50) at USB30_SMI/CLKREQ_USB3 to prevent leakage issue.	:
23		Non-colay 0 ohm change to short pad	2011.03.29	HW	Non-colay 0 ohm change to short pad		R0.3
24	P.13	Change BIOS ROM	:	HW	SW need support Dual output BIOS code	Change dual output ROM	:
25	P.18	DGPU_PWROK	:	HW	common design for DGPU_PWROK	change use mos to control	:
26	P.33	CRT filter	:	HW	short one filter to reduce DAC overshoot	Change L28、L30、L33 to 0 ohm.	:

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/10/05	Deciphered Date	2011/10/5	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				4019CN	
				Date: Wednesday, October 31, 2012	Sheet 64 of 65

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
23	P.43	Connector	2011.03.29	ME	DFX highlight connector issue	Change TP \ FP \ BTN connector	R0.3
24	P.32	Connector	:	HW	DFX highlight assemble issue	Change LVDS pin define, avoid PWR & GND near	:
25	P.48	Hall sensor	:	HW	Change hall sensor	Add a pull high for new part output	:
26	P.58	PWR noise	2011.04.08	PWR	PWR noise	Add PC130 & PC127	R0.4
27	P.24	NV VGA GND reference	2011.04.13	HW	NV VGA GND reference	Add R517	R0.5
28							
29							
30							
31							
32							
33							
34							
35							
36							
37							
38							
39							
40							
41							

WWW.AITECH1.RU

Security Classification	Compal Secret Data			Title		
Issued Date	2010/10/05	Deciphered Date	2011/10/5	SCHEMATIC, M/B A7361		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev D	Document Number 4019CN	Rev D
Date: Wednesday, October 31, 2012				Sheet	65	of 65